ISMVL-2012

IEEE 42nd International Symposium on Multiple-Valued Logic

FINAL PROGRAM

All events are at the Harbour Towers Hotel & Suites, 345 Quebec Street, Victoria BC, Canada

Sunday, May 13, 2012

9:00am	Post-Binary ULSI Workshop Registration - Mezzanine
9:30am	Post-Binary ULSI Workshop - Salon A
	Workshop Co-chairs: S. Nagayama and N. Homma
5:30pm	ISMVL Registration and Welcoming Reception - Mezzanine

Monday, May 14, 2012

8:00am	ISMVL Registration - Mezzanine	
8:45am	ISMVL Opening Remarks - Salon B	
	General Chair: M. Miller, Program Chair: V. Gaudet	
9:00am	Special Panel Session on Upcoming Advances in MVL – Salon B Organizers: <i>T. Hanyu and M. Natsui</i>	
10:00am	Break - Mezzanine	
	Session A1: Wireline & Clocking	Session B1: SAT
	Salon A: Chair: C. Winstead	Salon B: Chair: E. Dubrova
10:20am	Multiple-Valued Time-Based Architecture for	Building Automated Theorem Provers for Infinitely
	Serial Communication Links, M. Rashdan, J.	Valued Logics with Satisfiability Modulo Theory
	Haslett, and B. Maundy	Solvers, C. Ansótegui, M. Bofill, F. Manyà, and M.
		Villaret
10:45am	Efficient Data Transmission Using Multiple-	Greedy Algorithms, Ordering of Variables, and d-
	Valued Pulse-Position Modulation, Y. Yuminaka	Degenerate Instances, A. Bulatov and C. Wang
	and M. Okui	
11:10am	Systematic Coding Schemes for Low-Power	Extremely Complex 4-Colored Rectangle-Free Grids:
	Multiple-Valued Current-Mode Asynchronous	Solution of Open Multiple-Valued Problems
	Communication Links, A. Matsumoto, N. Onizawa,	B. Steinbach and C. Posthoff
11:35am	and T. Hanyu	Haing Formal Varification and Dahatia Evalution
11:35am	Global Multiple-Valued Clock Approach for High- Performance Multi-Phase Clock Integrated	Using Formal Verification and Robotic Evolution Techniques to Find Contradictions in Laws, <i>T. Sun</i> ,
	Circuits, M. Thornton and R. Menon	L. Sun, and M. Perkowski
12:00pm	Lunch and Symposium Subcommittee Meeting –	
12.00pm	Session A2: Quantum Circuits	Session B2: Algebra and Logic
	Salon A: Chair: G. Dueck	Salon B: Chair: H. Machida
1:20pm	Synthesis of Permutative Quantum Circuits with	Two New Classification Theorems on Residuated
1. 2 0p	Toffoli and TISC Gates, E. Tsai and M. Perkowski	Monoids, S. Jenei and F. Montagna
1:45pm	ESOP-Inspired Synthesis Method for Ternary	Non-Deterministic Matrices for Semi-Canonical
p	Permutative Quantum Circuits with 1-Reduced	Deduction Systems, <i>O. Lahav</i>
	Post Literals, S. Dhawan and M. Perkowski	
2:10pm	Using Hasse Diagrams to Synthesize Ternary	Modal Operators on Non-Commutative Residuated
•	Quantum Circuits, M. Hawash and M. Perkowski	Lattices, M. Kondo and M. Kawaguchi
2:35pm	Exact Synthesis of Toffoli Gate Circuits with	Prime Filters on Residuated Lattices, M. Kondo and
-	Negative Control Lines, R. Wille, M. Soeken, N.	E. Turunen
	Przigoda, and R. Drechsler	
3:00pm	Break - Mezzanine	











	Session A3: Arithmetic Circuits	Session B3: Decision Diagrams
	Salon A: Chair: R. Wille	Salon B: Chair: F. Manyà
3:25pm	Asynchronous Stochastic Decoding of Low-	Analysis of Multi-State Systems with Multi-State
	Density Parity-Check Codes, N. Onizawa, V.	Components Using EVMDDs, S. Nagayama, T. Sasao,
	Gaudet, T. Hanyu, and W. Gross	and J. Butler
3:50pm	Quaternary 1T-2MTJ Cell Circuit for a High-	A BDD-Based Approach to Constructing LFSRs for
	Density and High-Throughput Nonvolatile Bit-	Parallel CRC Encoding, E. Dubrova and S. Mansouri
	Serial CAM, S. Matsunaga and T. Hanyu	
4:15pm	Unified Current-Source Control for Low-Power	Remarks on Shapes of Decision Diagrams and
	Current-Mode Logic Bit-Serial Circuits , S. Kisara	Classes of Multiple-Valued Functions, S. Stanković, R.
	and M. Kameyama	S. Stanković, and J. T. Astola
4:40pm	Formal Design of Multiple-Valued Arithmetic	Representation of Incompletely Specified Binary
	Algorithms over Galois Fields and its Application	and Multiple-Valued Logic Functions by Compact
	to Cryptographic Processors, N. Homma, K. Saito,	Decision Diagrams. M. Stanković, S. Stojković, and R.
	and T. Aoki	S. Stanković
5:05pm	Complexity Study of Continuous-Valued Number	Multi-Terminal Multiple-Valued Decision Diagrams
	System Adders, B. Zamanlooy, A. Novak, and M.	for Characteristic Function Representing Cluster
	Mirhassani	Decomposition, H. Nakahara, T. Sasao, and M.
		Matsuura
5:40pm	Excursion - Meet in hotel lobby - the excursion is outdoors, please dress accordingly - partners	
	are welcome	

Tuesday, May 15, 2012

9:00am	Invited Address - Salon B	
	Quantum Computing, Cryptography, and Compilers	
	Michele Mosca, University of Waterloo and Perimeter Institute for Theoretical Physics (Canada)	
10:00am	Break - Mezzanine	
	Session C1: Quantum Circuits	Session D1: Switching Theory
	Salon A: Chair: V. Gaudet	Salon B: Chair: C. Moraga
10:20am	Linear Reversible Circuit Synthesis in the Linear	Several Remarks on Index Generation Functions, D.
	Nearest-Neighbor Model, B. Schaeffer and M.	Simovici, M. Zimand and D. Pletea
	Perkowski	
10:45am	Optimal Quantum Circuits of 3-qubits,	Multiple-Valued Input Index Generation Functions:
	M. M. Rahman and G. Dueck	Optimization by Linear Transformation, T. Sasao
11:10am	The Roots of the NOT Gate, A. De Vos and S. De	Gröbner Bases over Cyclic Post Algebras,
	Baerdemacker	B. F. López Martinolich
11:35am	Optimizing the Mapping of Reversible Circuits to	
	Four-Valued Quantum Gate Circuits, M. Soeken, Z.	
	Sasanian, R. Wille, M. Miller, and R. Drechsler	
12:00pm	Lunch and Executive Subcommittee Meeting - W	est Harbour Ballroom
	Session C2: Mixed-Signal Design	Session D2: Exploring New Roads
	Salon A: Chair: Y. Yuminaka	Salon B: Chair: B. Steinbach
1:20pm	Energy Efficiency of Multi-bit ΔΣ Modulators	Mosaics, Fermat, Walsh (Aller guten Dinge sind
	Using Inverter-Based Integrators< H. Kotani,	drei), C. Moraga
	R. Yaguchi, and T. Waho	
1:45pm	Current-Source-Sharing Differential-Pair Circuits	SIFAR: Self-Identification of Lags of an
	for a Low Power Fine-Grain Reconfigurable VLSI	Autoregressive TSK-Based Model< A. Veloz,
	Architecture< X. Bai and M. Kameyama	H. Allende-Cid, H. Allende, and R. Salas
2:10pm	Process-Variation-Resilient OTA Using MTJ-Based	Probabilistic Logic Programming with Well-
	Multi-Level Resistance Control, M. Natsui, T.	Founded Negation, S. Hadjichristodoulou and
	Nagashima, and T. Hanyu	D. Warren
2:35pm	Break - Mezzanine	

	Session C3: Biomedical/Sensors	Session D3: Clones
	Salon A: Chair: T. Hanyu	Salon B: Chair: L. Haddad
3:00pm	Issues in Multiple-Valued Multi-Modal Sensor	Clones of Incompletely Specified Operations,
	Fusion< M. Janidarmian, Z. Zilic, and K. Radecka	J. Colic, H. Machida and J. Pantović
3:25pm	Modeling Medical System Threats with	Hierarchies of Local Monotonicities and Lattice
	Conditional Probabilities Using Multiple-Valued	Derivatives for Boolean and Pseudo-Boolean
	Logic Decision Diagrams, T. Manikas, D. Feinstein,	Functions, M. Couceiro, JL. Marichal, and T.
	and M. Thornton	Waldhauser
3:50pm	A Fault-Tolerant Area-Efficient Current-Mode	GAP vs. PAG, M. Couceiro, E. Lehtonen, and
	ADC for Multiple-Valued Neural Networks, F.	T. Waldhauser
	Saffar, M. Mirhassani, and M. Ahmadi	
4:15pm	Plenary Session - Salon B	
	MVL Technical Committee Chair: E. Dubrova	
6:30pm	Reception (cash bar) - West Harbour Ballroom	
7:00 pm	Banquet - West Harbour Ballroom	

Wednesday, May 16, 2012

	Session E1:	Session F1:
	Quantum Circuits	Special Session to Honour Ivo G. Rosenberg
	Salon A: Chair: M. Miller	Salon B: Chair: J. Pantović
8:35am	Banzhaf Index and Boolean Difference,	Salon B. Ghan . J. I untovic
0.554111	Y. Yamamoto	
9:00am	A Synthesis Flow for Sequential Reversible	Centralizing Monoids on a Three-Element Set,
Jiodain	Circuits, M. Soeken, R. Wille, C. Otterstedt, and R.	H. Machida and I. G. Rosenberg
	Drechsler	The radinal and reconsory
9:25am	Using the Asynchronous Paradigm for Reversible	The Cardinality of the Set of All Clones Containing
	Sequential Circuit Implementation, D. Feinstein	a Given Minimal Clone, D. Zhuk
	and M. Thornton	
9:50am	Quantum Pseudo-Fractional Fourier Transform	A Survey on Intersections of Maximal Partial
	Using Multiple-Valued Logic, V. Parasa and	Clones of Boolean Partial Functions, M. Couceiro
	M. Perkowski	and L. Haddad
10:15am	A New Approach to Online Testing of TGFSOP-	Semirigid Systems of Equivalence Relations,
	based Ternary Toffoli Circuits, N. Nayeem and J.	C. Delhommé, M. Miyakawa, M. Pouzet,
	Rice	I.G.Rosenberg, and H. Tatsumi
10:40am	Break - Mezzanine	
11:00am	Invited Address - Salon B	
	Honouring Ivo G. Rosenberg: His Contributions to	
12.00	Hajime Machida, International Christian University (Japan) and Teruo Hikita, Meiji University (Japan)	
12:00pm	Lunch - Mezzanine	
	Session E2: Special Session to Honour Ivo G. Rosenberg	
1:20pm	Salon B: Chair: D. Simovici, Co-Organizers: L. Haddad, H. Machida and J. Pantović	
1.20piii	A Tribute to Ivo G. Rosenberg Lucien Haddad and Maurice Pouzet	
1:45pm	Counting Predicates, Subset Surjective Functions, and	nd Counting CSPs
1.15pm	A. Bulatov and A. Hedayaty	nu counting cor s
2:10pm	Triple Representation Theorem for Homogeneous I	Effect Algebras
p	J. Paseka and J. Niederle	
2:35pm	Break - Mezzanine	
3:00pm	List-Homomorphism Problems on Graphs and Arc (Consistency
•	B. Larose and A. Lemaître	
3:25pm	Rosenberg-Type Completeness Criteria for Subclones of Slupecki's Clone	
	A. Szendrei	
3:50pm	On the Generation of (Minimal) Clones Containing N	Vear-Unanimity Operations
	S. Kerkhoff	

RELATED EVENTS

4th Workshop on Reversible Computation

July 2-3, 2012, Copenhagen, Denmark http://www.reversible-computation.org/2012/cms/ Registration Date: June 1, 2012

10th International Workshop on Boolean Problems

September 19-21, 2012, Freiberg, Germany http://www.informatik.tu-freiberg.de/prof2/ws_bp10/Submission Due Date: May 26, 2012

22nd International Workshop on Post-Binary ULSI Systems

May 21, 2013, Toyama, Japan

IEEE 43rd International Symposium on Multiple-Valued Logic: ISMVL-2013

May 21-24, 2013, Toyama, Japan http://mvl.jpn.org/ISMVL2013/ Submission Due Date: November 1, 2012

Reed-Muller 2013 Workshop, May 24-25, 2013Reed-Muller 2013

May 24-25 (Sat-Sun), 2013, Toyama Japan http://www.lsi-cad.com/RM/ Submission Due Date: February 1, 2013